Hacker News new | past | comments | ask | show | jobs | submit | octoploid's comments login


Well, at least Intel acknowledges, documents and finally fixes these CPU bugs (via microcode updates).

AMD on the other hand doesn't even acknowledge an issue when multiple customers report problems. See this Ryzen bug: https://community.amd.com/thread/215773


Huh? There are plenty of AMD employees in that thread who have acknowledged the problem. They're "looking into it", but just seem to have no progress to report yet, and suck at keeping people in the loop.


And at least one person near the end of the thread reports the problem occurs when ASLR is turned on, for what it's worth: https://community.amd.com/thread/215773?start=105&tstart=0


>at least Intel acknowledges

Not in this case.

"Apparently, Intel had indeed found the issue, documented it (see below) and fixed it. There was no direct feedback to the OCaml people, so they only found about it later."


It was acknowledged, and documented in a errata bulletin, but not communicated back to the reporter. Assuming that it had not already been reported, discovered internally, or reported by another source. Seems more like sloppy followup on a bug report, which unfortunately happens in any large project.


The first reply is from an AMD employee..........



Yeah! The soundtrack (Coffy is the Color) is awesome: https://www.youtube.com/watch?v=5ycOq6NwT_0



Current stream can be viewed with mpv at https://p-events-delivery.akamaized.net/17qopibbefvoiuhbsefv...

    mpv "https://p-events-delivery.akamaized.net/17qopibbefvoiuhbsefvbsefvopihb06/m3u8/hls_mvp.m3u8"


Man MPV is just terrific. I didn't know it could play these type of streams.


Not working in VLC for me.


Doing the lord's work. Thanks man.


Thanks!


It appears to be an issue with Ryzen's new micro-op cache and "CMP/TEST conditional jump" instruction fusion.

See comment from inuwashidesu in this thread: https://www.reddit.com/r/programming/comments/6f08mb/compili...


Direct permalink: https://www.reddit.com/r/programming/comments/6f08mb/compili...

Couldn't find the comment with that link for some reason - thanks for mentioning the username, had to get it from their account page :)


The article was written 1947, so I guess he was thinking of algebraic geometry before Grothendieck came along.


Here is an image printing function for bash/zsh:

  function img { for image in "$@"; do convert -thumbnail $(tput cols) "$image" txt:- | awk -F '[)(,]' '!/^#/{gsub(/ /,"");printf"\033[48;2;"$8";"$9";"$10"m "}'; echo -e "\e[0;0m"; done ;}
Example: http://i.imgur.com/d5RzWAC.png


I think yours has stretched the image vertically, though it is simpler than the one linked in the article [1]. That uses "Upper Half Block" characters to give square pixels, and sets a foreground and background colour -- doing two rows at once.

With that, I see this: http://i.imgur.com/uqCHAmF.png

[1] https://git.gnome.org/browse/vte/tree/perf/img.sh?h=vte-0-36


Just a note that this requires imagemagick.


Anandtech is wrong and ECC is not disabled at all. For example all ASRock AM4 boards support ECC memory.


Thanks for pointing this out. I found this on the specification page[0] for the ASRock "X370 Killer SLI/ac" AM4 board:

> AMD Ryzen series CPUs support DDR4 2667/2400/2133 ECC & non-ECC, un-buffered memory

So the board seems to accept ECC memory, hopefully that means the memory controller actually performs ECC? I found a reddit comment claiming that the boards accept ECC memory but don't perform error correction[1]. Not a great source but seemingly possible.

Do you have any more sources suggesting that ECC is actually being implemented?

For example, BIOSs often have ECC settings, if we had some screenshots of an AM4 board bios showing ECC setting that would be strong evidence.

[0] http://www.asrock.com/mb/AMD/X370%20Killer%20SLIac/index.asp...

[1] https://www.reddit.com/r/Amd/comments/5v0cqo/ryzen_supports_...


Several people contacted ASRock in the last few days. And the reply always was that ECC is fully supported, e.g. https://news.ycombinator.com/item?id=13762950


That's good information but still doesn't tell us that these cpus support ECC, right? Maybe the motherboard fully supports ECC when used with a future 1800X-PRO but not with the 3 chips reviewed here.

In that case anandtech saying "We know that it is disabled for the consumer parts" and ASRock saying "ASRock AM4 motherboards fully support ECC function" can both be true.


AMD will use the same die for its server CPUs, so ECC support is on chip anyway. I see no reason why they should turn it off in the Ryzen CPUs launched today.


It looks like you are (thankfully!) right. The CEO of AMD confirmed ECC is enabled on the consumer chips. This is an awesome release overall!

https://www.reddit.com/r/Amd/comments/5x4hxu/we_are_amd_crea...


The IMC in almost any Intel CPU also could do ECC, but on most consumer SKUs there's that pesky little configuration flag set by the factory telling it not to. Why? Because Intel can, that's why.


Gigabyte mobos say you can use ecc memory but not run them in ecc mode. "Support for ECC Un-buffered DIMM 1Rx8/2Rx8 memory modules (operate in non-ECC mode)"


> So the board seems to accept ECC memory, hopefully that means the memory controller actually performs ECC? I found a reddit comment claiming that the boards accept ECC memory but don't perform error correction[1].

This is set up by the firmware (BIOS). Since we all already know that quite some of these still have issues (unsurprisingly, it's a new platform), it isn't far-fetched at all that current firmware doesn't quite do the right thing with certain memory sticks.

Note that this is unbuffered, unregistered ECC memory, which is usually more expensive and less available than the standard server memory (DDR3R / DDR4R), which is NOT compatible with any consumer CPUs.



FWIW, I remember ASRock being mistaken about AMD features in the past: iirc there was a while when they were wrongly asserting that Bulldozer didn't support I/O virtualisation. (Eventually they implemented it on their own AM3 motherboards.)


IIRC just because it boots with ECC ram doesn't mean it is actually error correcting. I'm under the impression Intel spends considerable amount of money to prove their memory controllers actually error correct & historically AMD hasn't spent the money on documenting theirs.


Back when high-end supercomputers used AMD Opterons, systems with a lot of memory would have had observable problems had ECC not worked pretty well.

Right now the #3 system in the world is a Cray system using Opterons.


ECC is not complex to implement.


Source?

Has Asrock explicitly stated that it works with all CPUs, or just that all their boards can do it (IF the CPU also supports it)?


Is that buffered ECC or unbuffured ECC? Because last time I checked, my AM3 board had support only for unbuffured, which is really hard to find and I just didn't bother.


I don't know why you're being downvoted, your comment is accurate. Consumer hardware traditionally does not support registered memory, which is (reg ECC) the standard for server hardware hence cheap, while unbuf, unreg ECC is rather rare. AM4/Zen is no exception, no DDR4R for consumers.




By the time they will finally make the switch, Firefox' market share will probably have plunged to a very low single digit percentage.


Actually, it's already there. Has been since last year.


Join us for AI Startup School this June 16-17 in San Francisco!

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: