Hacker News new | past | comments | ask | show | jobs | submit login

Sure, those languages might exist as a design document somewhere, but you are not going to have a lot of luck finding an FPGA vendor that actually supports them.



Chisel compiles to verilog, so you don't need vendor support.


Similarly, CλaSH and MyHDL also compile to Verilog (or VHDL).


Oh, that's pretty cool. I might look into that then.




Consider applying for YC's Summer 2025 batch! Applications are open till May 13

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: