From what I can gather looking at the images and such, the device is one gate with 3 or more isolated channels, each with separate source/drains. Are these processes constrained such that all the sources/drains have to be linked together later? Or can they be used independently, allowing the designer to construct 3 or more transistors with a shared gate?